display_enable_gen.vhdsim_par -- generated only for ProjNav status tracking
Simulation Model Target: Generic_VHDL