library ieee;
use ieee.std_logic_1164.all;

entity and_4 is
    port (A, B, C, D: in  std_logic;
          O:    out std_logic);
end and_4;


architecture logic of and_4 is
begin
    O <= A and B and C and D;
end logic;